True / False
In a pipeline architecture with 6 stages, an instruction will usually take just one clock cycle to go through the pipeline, and 6 instructions will complete each clock cycle.