Answer: True
Explanation:
RISC instruction generally takes fewer clock cycles than CISC. In RISC we have one layer of instruction and the length of the instructions are also fixed and has limited addressing modes.
However in CISC it supports micro programming with large instruction and use compound addressing modes.
As a result, RISC instructions generally take fewer clock cycles than CISC instructions
